


Design of SiGe BiCMOS monolithic pixel sensors with picosecond-level time resolution

Lorenzo Paolozzi Université de Genève

(2018)

110 ps

Fermilab December 6, 2019





- Back in 2014 G. Iacobucci, R. Cardarelli and M. Nessi proposed a strategy to use SiGe HBTs for ultra-fast, low noise signal amplification in particle detectors.
- The goal was to produce a monolithic pixelated silicon detector with 100 ps time resolution.
 - L. Paolozzi and P. Valerio joined shortly later as chip designers.

Today collaboration of:











Funded by:






Five years of (hard) R&D




Hartmut F-W Sadrozinski et al 2018 Rep. Prog. Phys. 81 026101

Advanced track reconstruction




Hartmut F-W Sadrozinski et al 2018 Rep. Prog. Phys. 81 026101

Advanced track reconstruction




Hartmut F-W Sadrozinski et al 2018 Rep. Prog. Phys. 81 026101

Pile-up suppression



Hartmut F-W Sadrozinski et al 2018 Rep. Prog. Phys. 81 026101

Pile-up suppression






Situation today: technologies in HEP experiments

NA62 GigaTracKer:

hybrid pixels 300x300 µm² no internal gain

130 ps time resolution

G. Aglieri Rinella et al., JINST 14 (2019) P07010




Situation today: technologies in HEP experiments

NA62 GigaTracKer:

hybrid pixels 300x300 µm² no internal gain

130 ps time resolution

G. Aglieri Rinella et al., JINST 14 (2019) P07010




Low Gain Avalanche Detectors:

hybrid pads 1x1 mm² internal gain (10-100)

30 ps time resolution

N. Cartiglia et al., NIM A 924 (2019) 350-354



Lorenzo Paolozzi 06/12/2019 - Fermilab 5 /58


Situation today: technologies in HEP experiments

NA62 GigaTracKer:

hybrid pixels 300x300 µm² no internal gain

130 ps time resolution

G. Aglieri Rinella et al., JINST 14 (2019) P07010




Low Gain Avalanche Detectors:

hybrid pads 1x1 mm² internal gain (10-100)

30 ps time resolution

N. Cartiglia et al., NIM A 924 (2019) 350-354



Excellent results.

Is timing performance of silicon fully exploited?

How far are we from producing a monolithic 4D sensor with small pixels?




Timing with silicon detectors

Time resolution of silicon pixel detectors

(Recommended reading W. Riegler and G. Aglieri Rinella, Time resolution of silicon pixel sensors, JINST 12 (2017) P11017)


What are the main parameters that control the time resolution of semiconductor detectors?

- 1. Geometry & fields
- 2. Charge collection (or Landau) noise
- 3. Electronics noise



Sensor optimization for time measurement means:


sensor time response independent from the particle trajectory



⇒ "Parallel plate" read out: wide pixel w.r.t. depletion depth

Sensor optimization for time measurement means:

sensor time response independent from the particle trajectory




> "Parallel plate" read out: wide pixel w.r.t. depletion depth

Induced current for a parallel plate readout from Shockley-Ramo's theorem:

$$I_{ind} = \sum_{i} q_{i} \bar{v}_{drift,i} \cdot \bar{E}_{w,i}$$

Sensor optimization for time measurement means:

sensor time response independent from the particle trajectory



=> "Parallel plate" read out: wide pixel w.r.t. depletion depth

Induced current for a parallel plate readout from Shockley-Ramo's theorem:

$$I_{ind} = \sum_{i} q_{i} \bar{v}_{drift,i} \cdot \bar{E}_{w,i}$$




- Uniform weighting field (signal induction)
- Uniform electric field (charge transport)
- Saturated charge drift velocity

Desired features:

Sensor optimization for time measurement means:

sensor time response independent from the particle trajectory



⇒ "Parallel plate" read out: wide pixel w.r.t. depletion depth


Induced current for a parallel plate readout from Shockley-Ramo's theorem:

$$I_{ind} = \sum_{i} q_{i} \bar{v}_{drift,i} \cdot \bar{E}_{w,i} \cong v_{drift} \frac{1}{D} \sum_{i} q_{i}$$
Scalar, saturated Scalar, uniform

Desired features:

- Uniform weighting field (signal induction)
- Uniform electric field (charge transport)
- Saturated charge drift velocity

2. Charge-collection (or Landau) noise




is produced by the non uniformity of the charge deposition in the sensor:

$$I_{ind} \cong v_{drift} \frac{1}{D} \sum_{i} q_{i}$$

When **large clusters** are absorbed at the electrodes, their contribution is removed from the induced current. The **statistical origin** of this variability of I_{ind} makes this effect irreducible in PN-junction sensors.

2. Charge-collection (or Landau) noise



Charge collection noise represents an intrinsic limit to the time resolution for a semiconductor PN-junction detector.


~30 ps reached by present LGAD sensors.

Lower contribution from sensors without internal gain



3. Electronics noise


Once the geometry has been fixed, the time resolution depends mostly on the amplifier performance.



$$\sigma_t = \frac{\sigma_V}{\frac{dV}{dt}} \cong \frac{ENC}{I_{ind}}$$


3. Electronics noise

Once the geometry has been fixed, the time resolution depends mostly on the amplifier performance.




Need an ultra-fast, low noise, low power-consumption electronics with fast rise time and small capacitance. Our solution:


High f_t , single transistor preamplifier.



$$ENC^{2} = A_{1} \frac{a_{W}}{\tau_{M}} (C_{det} + C_{in})^{2} + A_{2} \frac{\ln 2}{\pi} c(C_{det} + C_{in})^{2} + A_{3} (b_{1} + b_{2}) \tau_{M}$$




$$ENC^{2} = A_{1} \frac{a_{W}}{\tau_{M}} (C_{det} + C_{in})^{2} + A_{2} \frac{\ln 2}{\pi} c(C_{det} + C_{in})^{2} + A_{3} (b_{1} + b_{2}) \tau_{M}$$
$$\tau_{M} \sim 1 \text{ ns}$$




$$ENC^{2} = A_{1} \frac{a_{W}}{\tau_{M}} (C_{det} + C_{in})^{2} + A_{2} \frac{\ln 2}{\pi} c(C_{det} + C_{in})^{2} + A_{3} (b_{1} + b_{2}) \tau_{M}$$
$$\tau_{M} \sim 1 \text{ ns}$$


How do MOS-FET and BJT compare in terms of noise?



$$ENC^{2} = A_{1} \frac{a_{W}}{\tau_{M}} (C_{det} + C_{in})^{2} + A_{2} \frac{\ln 2}{\pi} c(C_{det} + C_{in})^{2} + A_{3} (b_{1} + b_{2}) \tau_{M}$$


CMOS based amplifier






$$ENC^{2} = A_{1} \frac{a_{W}}{\tau_{M}} (C_{det} + C_{in})^{2} + A_{2} \frac{\ln 2}{\pi} c(C_{det} + C_{in})^{2} + A_{3} (b_{1} + b_{2}) \tau_{M}$$


BJT based amplifier




$$ENC^{2} = A_{1} \frac{a_{W}}{\tau_{M}} (C_{det} + C_{in})^{2} + A_{2} \frac{\ln 2}{\pi} c (C_{det} + C_{in})^{2} + A_{3} (b_{1} + b_{2}) \tau_{M}$$

BJT based amplifier







Goal: maximize the current gain β at high frequencies while keeping a low base resistance R_b

Equivalent Noise Charge

For a NPN BJT, the amplifier current gain β can be expressed as:

$$\beta = \frac{i_C}{i_B} = \frac{\tau_p}{\tau_t}$$

 T_p = hole recombination time in Base

 \mathcal{T}_t = electron transit time (Emitter to Collector)

Equivalent Noise Charge

For a NPN BJT, the amplifier current gain β can be expressed as:

$$eta = rac{i_C}{i_B} = rac{ au_p}{ au_t}$$
 au_p = hole recombination time in Base au_t au_t = electron transit time (Emitter to Collector)


Large $\beta \Rightarrow$ Minimize the electron transit time

Equivalent Noise Charge

For a NPN BJT, the amplifier current gain β can be expressed as:


$$eta = rac{i_C}{i_B} = rac{ au_p}{ au_t}$$
 au_p = hole recombination time in Base au_t = electron transit time (Emitter to Collector)

Large $\beta \Longrightarrow$ Minimize the electron transit time



SiGe HBT technology for low-noise, fast amplifiers

In SiGe Heterojunction Bipolar Transistors (HBT) the **grading** of the bandgap in the Base changes the **charge-transport mechanism** in the Base from **diffusion** to **drift**:




Grading of germanium in the base:

field-assisted charge transport in the Base, equivalent to introducing an electric field in the Base

- \Rightarrow short e⁻ transit time in Base \Rightarrow very high β
- \Rightarrow smaller size \Rightarrow reduction of R_b and very high f_t

SiGe HBT technology for low-noise, fast amplifiers

In SiGe Heterojunction Bipolar Transistors (HBT) the **grading** of the bandgap in the Base changes the **charge-transport mechanism** in the Base from **diffusion** to **drift**:




Grading of germanium in the base:

field-assisted charge transport in the Base, equivalent to introducing an electric field in the Base

- \Rightarrow short e⁻ transit time in Base \Rightarrow very high β
- \Rightarrow smaller size \Rightarrow reduction of R_b and very high f_t


Hundreds of GHz

Current gain and power consumption: f_t is the key




	$f_t = 10 \; GHz$	$f_t = 100 \; GHz$
$oxed{eta_{max}}$ at 200 MHz	50	500
eta_{max} at 1 GHz	10	100
β_{max} at 5 GHz	2	20

Current gain and power consumption: f_t is the key




	$f_t = 10 \; GHz$	$f_t = 100 \; GHz$
β_{max} at 200 MHz	50	500
eta_{max} at 1 GHz	10	100
β_{max} at 5 GHz	2	20




Trade-off: **ENC** Power Consumption

Current gain and power consumption: f_t is the key



	$f_t = 10 \; GHz$	$f_t = 100 \; GHz$
eta_{max} at 200 MHz	50	500
eta_{max} at 1 GHz	10	100
β_{max} at 5 GHz	2	20




Trade-off: **ENC** Power Consumption

 $f_t > 100 \ GHz$ technologies are necessary for a fast amplification of silicon pixel signals.

SiGe BiCMOS: A commercial VLSI foundry process

SiGe BiCMOS Markets Served







Smartphones



IoT Devices



Microwave Communication https://towerjazz.com/technology/rf-and-hpa/sige-bicmos-platform/



Automotive: LiDAR, Radar and Ethernet



HDD preamplifiers. line drivers, Ultra-high speed DAC/ADCS

Applications:

- Automotive radars (27/77 GHz)
- Satellite communications
- LAN RF transceivers (60 GHz)
- Point-to-point radio (V-band, E-band)
- Defense
- Security
- Instrumentation

Foundries offering SiGe process:

- IHP Microelectronics (→ Research Inst.)
- TowerJazz
- Globafoundries
- TSMC
- STM
- AMS
- ...

SiGe BiCMOS: A commercial VLSI foundry process

SiGe BiCMOS Markets Served





Smartphones



IoT Devices



Microwave

Communication





Automotive: LiDAR, Radar and Ethernet

HDD preamplifiers. line drivers, Ultra-high speed DAC/ADCS

Optical fiber networks

https://towerjazz.com/technology/rf-and-hpa/sige-bicmos-platform/

Foundries offering SiGe process:

Automotive radars (27/77 GHz)

• LAN RF transceivers (60 GHz)

Point-to-point radio (V-band, E-band)

Satellite communications

IHP Microelectronics (→ Research Inst.)

18/58

TowerJazz

Defense

Security

Applications:

Globafoundries

Instrumentation


- TSMC
- STM
- AMS


A fast growing technology: $f_{max} = 700$ GHz transistor recently developed (DOT7 project, IHP)

Roadmap target for this technology: 2.5 THz.

A comparison with MOS technologies


M. Schröter, U. Pfeiffer and R. Jain, Silicon-Germanium Heterojunction Bipolar Transistors for mm-Wave Systems: Technology, Modeling and Circuit Applications.







A comparison with MOS technologies

M. Schröter, U. Pfeiffer and R. Jain, Silicon-Germanium Heterojunction Bipolar Transistors for mm-Wave Systems: Technology, Modeling and Circuit Applications.








Discrete-component SiGe HBT amplifier

In 2015:


- Proof-of-concept SiGe amplifier and produced it with discrete components
- This amplifier was coupled to a 100µm thick n-on-p silicon sensor with readout pad of 1mm² area (~1pF capacitance)




Discrete-component SiGe HBT amplifier

In 2015:

- Proof-of-concept SiGe amplifier and produced it with discrete components
- This amplifier was coupled to a 100µm thick n-on-p silicon sensor with readout pad of 1mm² area (~1pF capacitance)



Published in JINST 11 (2016) P03011: https://doi.org/10.1088/1748-0221/11/03/P03011



$$\sigma_T = \frac{(150 \pm 1)\text{ps}}{\sqrt{2}} = (106 \pm 1)\text{ps}$$

measured with MIPs

Remarkable result for a 1mm² silicon pad (1pF capacitance) without internal gain

Challenges towards a monolithic ASIC

Time resolution of 100 ps (or better) for MIPs: ultra-fast electronics

Achieved in discrete SiGe components, but need to implement it in ASIC. Need to identify technology that allows for it.

Power consumption

Proof-of-concept results were obtained with a power consumption of ≈1.4W/cm². The target for the chip power is as low as 80mW/cm², depending on the applications.

Synchronization of a thousand chips at few ps precision

Given the low power budget, we needed a **new concept** for the TDC and synchronization system

Monolithic integration

Requires to define a strategy for the sensor design to have a simple and effective structure, a detailed simulation and possibly a collaboration with the foundry



Technology choice

Exploit the properties of state-of-the-art SiGe Bi-CMOS transistors to produce an ultra-fast, low-noise, low-power consumption amplifier

Leading-edge technology: IHP SG13G2

130 nm process featuring SiGe HBT with

- Transistor transition frequency: $f_t = 0.3 THz$
- DC Current gain: $\beta = 900$




Time digitization:

- 4 ps inverter; delay precision ~100 fs
- > 40GHz oscillation frequency achievable with purely digital schematics

We were able to design a TDCs with a time binning down to 4ps and power consumption of few tens mW/ch with simple architecture

The prototype chips






The prototype chips

For a silicon TOF-PET Project


Lorenzo Paolozzi 06/12/2019 - Fermilab 23/58



2017



2019







For a silicon TOF-PET Project

The prototype chips

2019

2018








For generic timing sensor R&D

4

The TT-PET project: a 30 ps⁺ RMS Time-of-Flight PET scanner with





(* GEANT4 simulation shows that 100 ps for MIPs corresponds to ~30 ps in case of the 511 keV photons of a PET)

The TT-PET team funded by







DPNC Geneva:



Giuseppe lacobucci

- P. I.
- Scanner design



Lorenzo Paolozzi

- Sensor design
- Analogue electronics design



Pierpaolo Valerio

- Electronics design
- Chip design

HUG Geneva:



Osman Ratib

Scanner operation



Emanuele Ripiccini

- Scanner simulation
- Image reconstruction



Daiki Hayakawa

- Sensor simulation
- Image reconstruction

LHEP Bern:



Michele Weber

Scanner assembly



A. Miucci/D. Forshaw

- Readout system
- Scanner assembly



Yves Bandi

Readout system

Collaboration with:

- Roberto Cardarelli (INFN Roma Tor Vergata)
- Holger Ruecker, Mehmet Kaynak (IHP Microelectronics)
- Marzio Nessi (CERN & UNIGE)

and their research teams

Frank Cadoux

• Mechanics design, thermal management

Stéphane Debieux

Board design, system-level electronics

Yannick Favre

• Readout system

Mathieu Benoit

Sensor and guard ring simulation


Didier Ferrere

• Scanner assembly support




TT-PET: Basic detection unit






TT-PET: Basic detection unit









24 mm



TT-PET: Basic detection unit







24	mr	r

ASIC length	24 mm
ASIC width	7, 9, 11 mm
Pixel Size	$500 \times 500 \ \mu m^2$
Pixel Capacitance (comprised routing)	750 <i>fF</i>
Preamplifier power consumption	$80 \ mW/cm^2$
Preamplifier Equivalent Noise Charge	$600 e^- RMS$
Preamplifier Rise time (10% - 90%)	800 ps
Time resolution for MIPs	100 ps RMS
TDC time binning*	50 <i>ps</i>
TDC power consumption	< 1 mW/ch

^{*} NOTE: 1920 chips synchronized at $\mathcal{O}(10)$ ps precision. A new TDC synchronization technique developed for this project patented.


EP18181123

UNIVERSITÉ DE GENÈVE

Lorenzo Paolozzi 06/12/2019 - Fermilab 26/58


Analogue ASIC prototype submission






- Monolithic sensor with two n-on-p pads:
 900×900 μm² and 900×450 μm², spaced by 100 μm.
- Inside a guard ring.
- SiGe HBT amplifier and MOSFET discriminator with TOT capability, placed outside the guard ring

Operation of the ASIC





Prototype ASIC under test in the DPNC probe station

- Estimated pixel capacitance:
 - 0.8 pF for the small pixel
 - 1.2 pF for the large pixel
- **ENC** (CADENCE estimation):
 - 600 e- RMS (small pixel)
 - 750 e-RMS (large pixel)
- +ve bias voltage applied to pixels using poly-silicon biasing resistors
- Breakdown voltage: 165 V
- Power consumption ≈ 350 µW/ch



TCAD simulation of the ASIC






Due to the absence of thinning and backplane metallisation:

- electric field non-uniform in depth and well below 2-3 V/µm
- the drift velocity of the charge carriers was NOT saturated
- ⇒ sensor NON optimal for time resolution

Testbeam results: efficiency

Efficiency Map - Upstream Sensor




Efficiency = 99.8 %


even in the inter-pixel region

Published in JINST 13 (2018) P04015: https://doi.org/10.1088/1748-0221/13/04/P04015



Testbeam results: time resolution





Very nice Gaussian distribution

Time resolution:


 $(220 \pm 1) ps$

Published in JINST 13 (2018) P04015: https://doi.org/10.1088/1748-0221/13/04/P04015

The TT-PET "demonstrator" chip




Matrix of 3×10 n-on-p pixels, of $470\times470~\mu\text{m}^2$ ($C_{tot} = 750~\text{fF}$) spaced by $30~\mu\text{m}$.



- SiGe HBT preamplifier
- CMOS-based open-loop tri-stage discriminator (adjustable threshold with an 8-bit DAC), that preserves the TOA and the TOT of the pixel
- Discriminator output sent to fast-OR chain
- 50ps binning TDC, R/O logic, serializer



The frontend




Main specifications of the simulated front-end for $C_{TOT} = 500 \text{ fF}$

Power supply	1.8 V
Gain	90 mV/fC
ENC	300 e ⁻ RMS
Minimum threshold	0.4 fC
Power consumption	135 μW/ch
Peaking time	1.3 ns
Simulated ToA jitter (for 1 fC signal)	82 ps



The TDC








TOP CITO OUT

Sensor I-V curve



35/58



Breakdown at ≈ 200 V

Resistive behaviour produced by non-ideal ground contact through the backplane

TT-PET "demonstrator" chip





I/O bump-bonding pads

The four pixels (in blue) closer to the I/O pads were masked on hardware, due to **noise induced** by the single-ended clock line by the I/O bump-bonding pads (inside the red lines), which were not used but still connected.


(These pads will be removed and the clock distributed using differential lines.)

- Front-end ENC = 350 e⁻ RMS (on a capacitance of ≈ 750 fF).
- Therefore the nominal threshold was set to to 1750 e⁻ (5σ above noise).
- Noise hit rate per chip of 4.3×10^{-3} Hz measured at the nominal threshold.



Testbeam experiment with MIPs






Three chips were installed downstream our beam telescope.

Chips operated at two preamplifier power-consumption working points:

- 160 µW/channel, compliant with the TT-PET power requirements
- 375 μ W/channel, expected to perform better in terms of gain and noise (larger $I_c \Rightarrow$ larger transistor $f_T \Rightarrow$ better matching of the pixel capacitance)

Test beam results: efficiency





Full efficiency, even in the inter-pixel region.


L. Paolozzi et al., 2019 JINST 14 P02009, https://doi.org/10.1088/1748-0221/14/02/P02009

P. Valerio et al., 2019 JINST 14 P07013, https://doi.org/10.1088/1748-0221/14/07/P07013



Test beam results: time resolution





Excellent result for a silicon pixel detector without internal gain, obtained on a large capacitance (750 fF) and power consumption of 150 mW/cm².

L. Paolozzi et al., 2019 JINST **14** P02009, https://doi.org/10.1088/1748-0221/14/02/P02009


P. Valerio et al., 2019 JINST **14** P07013, https://doi.org/10.1088/1748-0221/14/07/P07013



CAVEAT 1: Uniformity of response



Time resolution of chip1 for: HV = 180 V, $P = 375 \mu\text{W/ch}$, threshold = 1750 e⁻¹



The map of pixels shows a steady small worsening towards the left.

Hypothesis: larger impedance of the ground line for the front-end channels far from the chip ground connection that is done in the right side of the chip

("IR drop" of the supply voltage).


Mitigation measures implemented: improvement of the power-distribution network (larger distribution lines & power pads at the corners of the chip)



CAVEAT 2: TOT distribution



It was found that **the single-ended digital trigger signal** affected the grounding of the pixel matrix and induced a small residual noise. Consequence: the TOT distributions show **peaks**, with time difference between peaks caused by the delay of the fast-OR line.



This modulation of the TOT distribution degrades the time-walk correction, and therefore the time resolution

Mitigation measure: introduction of trigger signals in a differential configuration



The "hexagonal" prototype sensor



Developed in IHP SG13G2 technology (130nm).

Matrices with hexagons of two sizes:


hexagon side 130µm and 65µm, with 10µm inter-pixel spacing

 $C_{TOT} = 220 \text{ and } 70 \text{ fF}$

Exploits:

New dedicated custom components developed together with foundry

New guard-ring structure




Collaboration of:








The "hexagonal" prototype sensor





Standard substrate resistivity $\rho = 50 \Omega cm$


Thinning to 60 µm


No backside metallization ⇒ not fully depleted

PRO: much easier production, but

→ slightly degraded performance because of regions where drift velocity is not saturated

The "hexagonal" prototype sensor





Standard substrate resistivity $\rho = 50 \Omega cm$

Thinning to 60 µm

No backside metallization ⇒ not fully depleted

PRO: much easier production, but


→ slightly degraded performance because of regions where drift velocity is not saturated Depletion depth: $26\mu m$ at HV = 140 V


Most probable deposited charge for a MIP

≈ 1600 electrons

CADENCE Spectre simulation for 1600e⁻ (0.25 fC): ideally, **ToA jitter = 22 ps**

CAVEAT:







- → Current drift up to ~100nA after two days of continuous operation.
- → reversible.
- → Most likely cause: high field in the dielectrics

This behavior does not compromise the chip performance.

Therefore, we made measurements with a source and at a testbeam

¹⁰⁹Cd radioactive source calibrations







Rate \approx constant for low thresh. values \implies good discrimination of γ peak.

¹⁰⁹Cd photons (~22 keV) energetic enough for measurement of the gain:

- $A_Q = 290 \text{ mV fC}^{-1}$ for the small pixel \Rightarrow ENC = $\sigma_V/A_Q = 90 \text{ electrons}$
- $A_Q = 185 \text{ mV fC}^{-1}$ for the large pixel \Rightarrow ENC = $\sigma_V/A_Q = 160$ electrons


⁹⁰Sr source experimental setup






No analysis selection applied to the events in our monolithic SiGe prototype


Time-walk correction and TOF




Time of Flight (time-walk corrected)




Small pixel S0, C = 70 fF




Time-walk correction and TOF





Small pixel S0, C = 70 fF





non-Gaussian tail (≈10%) for TOF ≥ 100ps, maybe due to e⁻ from the ⁹⁰Sr source crossing the 10μm region between two pixels. Requires to be investigated in a testbeam.

Time resolution of Gaussian part:


$$\sqrt{68^2 - 50^2} \simeq (46 \pm 2) \text{ps}$$


Time resolution vs. threshold







Time resolution vs. HV






Time resolution vs. HV






Time walk correction






Improved time walk correction


Charge resolution (Cadence spectre simulation)






Improved time walk correction

Charge resolution (Cadence spectre simulation)



Towards 1 ps time resolution: SiGe electronics




Frontend ENC (CADENCE simulation):

80 e⁻ RMS for
$$C_{in} = 50$$
 fF and $Gain = 30 \implies \sigma_{time} = 4$ ps


We are working on new version of FE electronics and on a ps TDC



Towards 1 ps time resolution: Landau noise



Landau fluctuations of the charge deposition constitute an irreducible effect of standard PN-junction sensors



N. Cartiglia et al., NIM A 924 (2019) 350-354

Need for a novel silicon sensor to go beyond this





Towards 1 ps time resolution

PicoAD: Picosecond Avalanche Detector


Patent (EP 18207008.6)



The PicoAD time resolution




GEANT4 + TCAD + CADENCE Spectre **simulation**



LGAD read out by our SiGe HBT ultra-fast low-noise electronics



Next steps



CONCLUSIONS

- Timing capability of silicon still to be fully exploited
- SiGe HBT allows for low-noise and fast amplifiers and picosecond readout

06/12/2019 - Fermilab

Monolithic ASICs in IHP 130nm SiGe processes without internal gain provided

full efficiency

excellent time resolution: $220 \rightarrow 115 \rightarrow 50 \text{ ps RMS}$



CONCLUSIONS

- Timing capability of silicon still to be fully exploited
- SiGe HBT allows for low-noise and fast amplifiers and picosecond readout
- Monolithic ASICs in IHP 130nm SiGe processes without internal gain provided

full efficiency

excellent time resolution: $220 \rightarrow 115 \rightarrow 50 \text{ ps RMS} \rightarrow ???$

06/12/2019 - Fermilab



Publications and patents

Articles:

•Hexagonal small-area pixels JINST 14 (2019) P11008, https://doi.org/10.1088/1748-0221/14/11/P11008

•TT-PET demonstrator chip testbeam: JINST 14 (2019) P02009, https://doi.org/10.1088/1748-0221/14/02/P02009

•TT-PET demonstrator chip design: JINST 14 (2019) P07013, https://doi.org/10.1088/1748-0221/14/07/P07013

• First TT-PET prototype JINST 13 (2017) P02015, https://doi.org/10.1088/1748-0221/13/04/P04015

Proof-of-concept amplifier
 JINST 11 (2016) P03011, https://doi.org/10.1088/1748-0221/11/03/P03011

•TT-PET engineering: <u>arxiv:1812.00788</u>

•TT-PET simulation & performance: <u>arxiv:1811.12381</u>

Patents:


PLL-less TDC & synchronization System: EU Patent EP18181123.3

Picosecond Avalanche Detector (pending): EU Patent EP18207008.6





Extra Material






⁵⁵Fe and ¹⁰⁹Cd source calibrations





TT-PET: Scanner Tower





- A tower is a stack of 60 detection units, tightly coupled.
- Total tower thickness: 1.5 cm
- Two sensors/layer: 4.8 cm length
- Wedge-shaped: three sensor widths
- Tower assembly will be done with the SET Accura100 DPNC flip-chip machine.

Results of GEANT and FLUKA simulations:


Tower efficiency for 511 keV photons: 27%

Scanner sensitivity: 4.1%

Lorenzo Paolozzi


The TT-PET small-animal scanner






The TT-PET small-animal scanner

MLEM iterative reconstruction of Derenzo phantom:



Reconstructed



High FWHM resolution in entire Field-Of-View:

Z position [mm]		0				12.5			
X position [mm]		0	5	10	15	0	5	10	15
FWHM [mm]	Radial	0.59	0.57	0.56	0.52	0.65	0.61	0.60	0.56
	Tangential	0.60	0.60	0.67	0.71	0.64	0.65	0.65	0.70
	Axial	0.50	0.49	0.50	0.51	0.45	0.45	0.45	0.45

TT-PET simulation & performance preprint: https://arxiv.org/abs/1811.12381









D UNIVERSITÄT BERN AEC

ALBERT EINSTEIN CENTER FOR FUNDAMENTAL PHYSICS